

Release for production of a 150GHz, 125nm gate 40% In Metamorphic GaAs HEMT MMIC process

J.Bellaïche, P.Baudet, S.Demichel, M.Renvoisé, H.Maher, J.F.Pautrat, MG.Périchaud, S.Lafont

OMMIC, 22 Avenue Descartes , 94453 Limeil-Brévannes: e.mail j.bellaiche@ommic.com

Abstract

This paper deals with the release for production of a 150 GHz, 125 nm gate 40% In metamorphic GaAs HEMT MMIC process. It includes a discussion on the importance of the process development sequence in ensuring a production release. Key points are the objective performance definition and the understanding of the critical process parameters so as to establish an effective control plan vital for a good process control in production.

Introduction

After the market collapse in 2000? the demand for millimetre wave and high speed IC's is increasing again and with it the need for state of the art performance in industrial manufacturing processes. In this respect OMMIC has developed a new MHEMT process which represents an excellent approach for high gigabit and millimetre wave applications [1] and complements OMMIC's 100 GHz PHEMT process.

The purpose of this paper is to describe the successful production release of a 150 GHz, 125 nm gate 40% In metamorphic GaAs HEMT MMIC process.

This MHEMT process has recently demonstrated state of the art performance MMICs [2] such as a 3 stage 30GHz LNA designed by the "Centre National d'Etudes Spatiales" exhibiting 28 dB gain with 1.2 dB associated noise figure over a 10GHz bandwidth .

Process development conditions for a successful transfer to production.

When developing a new process for manufacturability it is essential to build on the existing foundry competences and strengths in order that development people only focus on the required new processing steps rather than developing a completely new process. The first thing is therefore to clearly identify these specific steps and the existing ones requiring some modifications before starting a new development. It is also necessary to check that these new steps do not affect the overall reliability. This pragmatic approach undoubtedly permits to achieve at the end the best combination of performance, price and timing without affecting the manufacturing performance.

At the beginning of this work the challenge was to extend the ft performance of OMMIC's 100 GHz, 135 nm gate 26% In GaAs PHEMT D01PH process up to 150 GHz while maintaining a high degree of manufacturability and a robust process. To achieve this target a metamorphic structure using a composite channel and a single doping plan leading to the same ns ($3.25 \cdot 10^{12} \text{ cm}^{-2}$) but with a higher channel In content (40%) was selected (figure 1).




Figure 1. MHEMT epitaxial structure

mask layer	OMMIC process description	(developpement required) MHEMT/PHEMT
1-LI	Layer Isolation mesa+Boron II	yes (mesa depth and II)
2-OH	OHmic contact	yes (alloying conditions)
3-GM	Gate Metallisation	yes (recess etching)
4-BE	capacitor Bottom Electrode	no
5-CG	Contact to Gate Si3N4 via	no
6-TE	capacitor Top Electrode	no
7-C0	Contact Opening SiO2-Si3N4 via	no
8-IN	INTERconnect metal	no
9-CB	Contact Bonding Si3N4 via	no
10-VH	Backside Via Hole	yes (metamorphic buffer etching)
11-CS	Chip Separation	no

Table 1- Process sequence of a PHEMT/MHEMT process

Table 1 shows the OMMIC process sequence indicating where a specific development is required when moving from a PHEMT process to a MHEMT process. Only 4 processing steps out of 11 have been found to require a specific development: the isolation step, the ohmic contact alloying, the gate recess etching step including some optimization of the associated lithography in order to take into account the recess depth and finally the metamorphic buffer etching for the backside via. Obviously depending on the targeted RF performance the thickness of the Schottky layer might be adjusted for a good trade-off between VT and ft.

Isolation step

A DOE (design of experiments) on ion implantation conditions (dose and energy of boron ions) and mesa height was performed in order to achieve optimal isolation conditions. Due to a higher In content in the metamorphic structure (40 % compared with 26 %) it was necessary to adjust the mesa step to reach down to the buffer. It appears that, after re-optimization, the isolation was improved by a factor of 100 compared with a standard PHEMT process.

Ohmic contact alloying

Another 2 parameter DOE (alloying time and alloying temperature) based on the same metallurgy as PHEMT (same composition and same thicknesses) of the ohmic contacts lead to a contact resistance lower than 0.1 ohm.mm.

Gate fabrication

The e.beam resist system used for gate photolithography was slightly modified (one resist layer thickness changed) in order to decrease the gate length from 135nm to 125nm and increase the gate foot height so as to minimize the parasitic gate capacitances due to the gate mushroom shape [3]. In addition the gate recess sequence etching (wet-dry-wet) was replaced by a single wet etching using succinic

acid-H2O2 mixture in order to take advantage of the high selectivity between the GaInAs cap and the AlInAs Schottky barrier layer.

Optimal pinch-off voltage

The Schottky barrier layer thickness was experimentally defined to achieve a typical extrinsic ft of 150 GHz (figure 2a and 2b).




Figure 2a. Extrinsic ft versus Vt




Figure 2b. Vt versus Schottky barrier thickness

Finally it was considered that a 120 Å thick Schottky layer represented a good trade-off to achieve 150 GHz ft.

A typical I-V curve of the MHEMT device is shown in figure 3.

Optimization of the composite channel has resulted in near kink free behaviour with good drain to source breakdown voltage (>9V).




Figure 3. Typical I-V curves of the MHEMT device

Via hole etching

For the conventional GaAs PHEMT process, via hole etching is achieved by a combination of Cl₂ based RIE plasma and wet etching. Because the metamorphic buffer acts as an etch stop for dry etching, an additional HCl based mixture was added.

Establishing a control plan

Compared with the production PHEMT only a limited number of processing steps are changed. The gate etching is highly selective and therefore very well controlled. Hence the emphasis is placed on the

control of the gate length as well as a good control of the starting epi layer resulting in a robust control plan.

The other parameters to be kept under control are the same as for the production PHEMT process and include the resist, dielectric, metal thicknesses, etc...

The main parameters such as the threshold voltage (Vt) are in control from batch to batch thanks to selective etching. The threshold voltage on more than 20 wafers from 4 different epitaxial runs is shown in figure 4.




Figure 4. Vt control card

On a RF reliability demonstrator circuit (DEC : dynamic evaluation circuit), shown in figures 5 and 6, NF min and associated Gain were measured on 36 samples, as a result of the threshold uniformity on wafer, the histogram of NF min and associated gain at 12 GHz from 36 DECs is quite satisfactory (Fig.7 and 8)




Figure 5. DEC photograph




Figure 6 DECT scheme




Figure 7 NF min histogram




Figure 8 Associated Gain histogram

The noise figure of the DEC is mainly related to the biasing resistors and is not representative of the intrinsic noise performance of the process. In particular, the NF min of the process at 30GHz has been measured to be 0,8dB which is fully in line with the LNA results mentioned in the introduction (figure 11).

Process reliability qualification

Examples of 1000h 225°C storage test and 175°C endurance tests are respectively shown in figures 9 and 10




Figure 9

. Extrinsic ft versus time under 225°C storage test




Figure 10. I_{DSmax} versus time under 200°C endurance test @ $V_{DS}=1V$ $I_{DS}=250mA/mm$

Some more endurance tests are made on DEC's (figures 5 and 6) from CNES wafers and give good results on NF min and associated Gain at 12 GHz (figures 11 and 12)




Figure 11 Nfmin endurance tests results




Figure 12 Gain endurance tests results

Conclusion: This paper reports on a cost effective and efficient approach for a successful transfer into production of a 125 nm gate length 40 % MHEMT process. The authors demonstrate the importance of capitalizing on an existing PHEMT process currently in production in order to effectively limit the number of new processing steps to be transferred.

Acknowledgments: This work is partly supported by CNES contract n°04/CNES/1867/00. The authors would like to thank their colleagues from the OMMIC foundry for their contribution to fabrication.

Indexing terms: MHEMT transistors, millimetre wave devices, MMIC's

References:

- [1] GaAs Metamorphic HEMT (MHEMT): The ideal candidate for high performance, millimetre wave low noise and power applications. C.S.Whelan, P.F.Marsh, W.E.Hoke, T.E.Kazior Digest of papers 2000 International conference on Gallium-Arsenide MANufacturing TECHNOlogy pp. 237-240
- [2]Progress in GaAs Metamorphic HEMT technology for microwave applications. P.M.Smith, D.Dugas, K.Chu, K.Nichols,KG.Duh, J.Fischer, L.MtPleasant, D.Xu, L.Gunter, A.Vera, R.Lender,and D.Meharry. 2003 IEEE GaAs Digest pp21-24.
- [3] 0.15 μ m In_{0.4} GaAs/InAlAs Metamorphic HEMT's (M-HEMT's) using a novel triple shaped gate structure assisted by PMGI resist. Dae-Hyun Kim, Suk-Jin Lee, Ki-Woong Chung, and Kwang-Seok Seo. Digest of papers 2004 International conference on Gallium-Arsenide MANufacturing TECHNOlogy.