

# Enhancement-mode Pseudomorphic $\text{In}_{0.22}\text{Ga}_{0.78}\text{As}$ -channel MOSFETs with InAlP Native Oxide Gate Dielectric

Xiu Xing and Patrick Fay

Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN 46556  
Tel: (574) 631-5693, Email: pfay@nd.edu

**Keywords:** Enhancement mode, InGaAs-channel MOSFET, InAlP oxide, RF applications

## Abstract

As an alternative to conventional III-V HEMTs and MESFETs for high-speed and wireless applications, enhancement-mode pseudomorphic  $\text{In}_{0.22}\text{Ga}_{0.78}\text{As}$ -channel MOSFETs with an ultra-thin InAlP native oxide gate dielectric are reported. The gate dielectric is formed by wet thermal oxidation of a 2 nm InAlP epitaxial layer, resulting in a 3.5 nm thick InAlP oxide gate dielectric. The gate oxide reduces the gate leakage below that of HFETs based on the same epitaxial structure by more than  $10^5$  times. A typical 0.5  $\mu\text{m}$  gate length device exhibits a threshold voltage of 1.05 V, a peak extrinsic transconductance of 146 mS/mm, and a saturation drain current density of 95 mA/mm. A cutoff frequency,  $f_T$ , of 34 GHz, and a maximum frequency of oscillation,  $f_{\text{max}}$ , of 49 GHz have also been achieved. These results suggest that RF applications could benefit from III-V MOSFETs with native oxide gate dielectric.

## INTRODUCTION

III-V channel MOSFETs are potentially attractive device candidates for use in future high-speed and RF circuits as an alternative to MESFETs or HEMTs. For enhancement-mode devices, replacing the Schottky gate contact with an insulating metal-oxide-semiconductor structure can result in increased allowable gate voltage swing, while at the same time suppressing gate current due to the higher effective gate potential barrier. Since the use of enhancement mode devices enables the design of circuits operating from a single power supply, this advantage is particularly attractive for battery-powered and mobile RF devices.

The historical difficulties in developing III-V MOSFETs are well known; studies of native oxides of III-V semiconductors, e.g. GaAs, have often shown a high interfacial trap density (see e.g. [1]) and a strongly pinned Fermi-level at the oxide/semiconductor interface (see e.g. [2]). However, recently several dielectrics on GaAs or  $\text{In}_x\text{Ga}_{1-x}\text{As}$  have been reported to produce promising device performance, including atomic layer deposition (ALD) grown  $\text{Al}_2\text{O}_3$  [3], [4], molecular-beam epitaxy (MBE) grown  $\text{GdGaO}/\text{Ga}_2\text{O}_3$  [5], and wet thermally oxidized InAlP [6]. Each appears to offer promise for advancing the performance of III-V MOSFETs. The use of thermally-oxidized InAlP as the gate dielectric offers advantages in terms of fabrication flexibility [6]. In this approach, InAlP oxide is formed as a process step from epitaxially-grown InAlP, and thus no special surface passivation, cleaning, or post-growth gate

dielectric deposition steps are required. In addition, a Si-like inward diffusion of oxygen dominates the kinetics of oxide growth, providing a clean oxide-semiconductor interface [7]. The excellent electrical and insulating properties of wet thermal oxides of InAlP [8], [9] have been confirmed by previously demonstrated enhancement-mode [10] and depletion-mode GaAs-channel MOSFETs [6], [11], [12].

In this paper, we report enhancement-mode pseudomorphic  $\text{In}_{0.22}\text{Ga}_{0.78}\text{As}$ -channel MOSFETs with an ultrathin InAlP native oxide of 3.5 nm as the gate dielectric. A threshold voltage of 1.05 V was obtained, as well as the highest cutoff frequency,  $f_T$ , for III-V channel MOSFETs at 0.5  $\mu\text{m}$  gate length, of 34 GHz. The device fabrication and prospects for further performance improvement are also presented.

## DEVICE STRUCTURE AND FABRICATION

The epitaxial heterostructure for the devices presented here (shown in Figure 1) was grown by molecular beam epitaxy (MBE). The structure consists of a pseudomorphic undoped  $\text{In}_{0.22}\text{Ga}_{0.78}\text{As}$  channel, an undoped  $\text{In}_{0.5}\text{Ga}_{0.5}\text{P}$  layer that serves as both a spacer and oxidation stop layer, a 20 Å  $\text{n}^+$ -InAlP layer lattice matched to GaAs, and a 250 Å heavily doped GaAs cap.




Figure 1. Cross-sectional schematic diagram of a pseudomorphic  $\text{In}_{0.22}\text{Ga}_{0.78}\text{As}$ -channel MOSFET with InAlP native oxide.

Device fabrication included mix and match optical/electron beam lithography to define the device geometries, AuGe/Ni/Au source and drain metallizations, and Ti/Au gates [6]. After device isolation by wet chemical etching, a thin layer of SiN<sub>x</sub> was deposited by plasma enhanced chemical vapor deposition (PECVD) to assist a T-gate process used to self-align the gate recess etch, the InAlP oxidation region, and the gate foot metallization in order to minimize series resistance. As indicated in the cross-sectional TEM image in Figure 2, only the InAlP directly beneath the gate foot is oxidized during a 9.5 min wet thermal oxidation at 440 °C; the InAlP in the source/drain access region remains as semiconducting n<sup>+</sup> InAlP. The thickness of the oxide is measured to be approximately 3.5 nm, as inferred from variable-angle spectroscopic ellipsometry (VASE). Following the AuGe/Ni/Au metallization and thermal annealing of the source and drain contacts, the device was completed by defining the gate “head” pattern using electron beam lithography and lift-off of Ti/Au as the gate metal. As shown in the TEM image in Figure 2, the gate head is supported by SiN<sub>x</sub> and makes direct contact to the gate oxide in the gate foot region. This quasi-self-aligned gate metallization and regional oxidation reduces the lateral access resistance to enable high RF performance.




Figure 2. Cross-sectional TEM image for a pseudomorphic In<sub>0.22</sub>Ga<sub>0.78</sub>As-channel MOSFET with 3.5 nm InAlP native oxide at L<sub>g</sub>=0.5 μm.

#### DEVICE PERFORMANCE

Both the dc and RF performance have been characterized for the fabricated pseudomorphic In<sub>0.22</sub>Ga<sub>0.78</sub>As-channel MOSFETs with wet thermal native oxide of InAlP as the gate dielectric.

A 3.5 nm InAlP wet thermal oxide results in a typical MOSFET gate leakage current that is 10<sup>5</sup> times smaller than that of a comparable HFET based on the same epitaxial structure, as shown in Figure 3. This gate leakage reduction is

a major advantage of MOSFETs over Schottky-gated devices, and allows operation at much higher gate biases than is possible with conventional HFETs.




Figure 3. Typical gate leakage current comparison of In<sub>0.22</sub>Ga<sub>0.78</sub>As-channel MOSFETs with native InAlP oxide gate dielectric and HFETs based on the same epitaxial heterostructure.

A typical measured common-source transfer characteristic for a device with a 0.5 μm gate length and a 100 μm gate width is shown in Figure 4. The device operates in enhancement mode with a threshold voltage of +1.05 V (determined by linear extrapolation of the drain current from peak g<sub>m</sub>), a peak extrinsic transconductance of 146 mS/mm and saturation drain current density of 95 mA/mm.




Figure 4. Measured common-source transfer characteristics for a pseudomorphic In<sub>0.22</sub>Ga<sub>0.78</sub>As-channel MOSFET with InAlP oxide at L<sub>g</sub>=0.5 μm.

The measured common-source characteristics are shown in Figure 5. The characteristics show clear pinch-off at gate voltages below 0.6 V and no significant contribution to drain current from the gate at  $V_{gs}$  up to 1.7 V.




Figure 5. Common-source current-voltage characteristics for a pseudomorphic  $\text{In}_{0.22}\text{Ga}_{0.78}\text{As}$ -channel MOSFET with InAlP oxide at  $L_g=0.5 \mu\text{m}$ .

On-wafer S-parameter measurements for 1-40 GHz were used to assess the microwave performance. The peak current gain cutoff frequency,  $f_T$ , and corresponding maximum frequency of oscillation,  $f_{max}$ , were extracted. At  $V_{ds} = 2 \text{ V}$  and  $V_{gs} = 1.5 \text{ V}$ , an  $f_T$  of 34 GHz and an  $f_{max}$  of 49 GHz were obtained by extrapolation of the current gain ( $h_{21}$ ) and maximum available gain (MAG) as plotted in Figure 6. This is the highest value reported for either depletion or enhancement mode III-V channel MOSFETs at this gate length [5].




Figure 6. Measured microwave performance for a pseudomorphic  $\text{In}_{0.22}\text{Ga}_{0.78}\text{As}$ -channel MOSFET with InAlP oxide at  $L_g=0.5 \mu\text{m}$ .

Previously reported enhancement-mode GaAs-channel MOSFETs with native InAlP oxide gate dielectric thicker than 10 nm demonstrated an extrinsic peak transconductance of 24.2 mS/mm and a saturation drain current density of 63.8 mS/mm [10]. The pseudomorphic  $\text{In}_{0.22}\text{Ga}_{0.78}\text{As}$ -channel MOSFETs reported here with much thinner InAlP oxide gate dielectric exhibit a substantial performance improvement, even at this early stage of development.

## CONCLUSIONS

Enhancement mode pseudomorphic  $\text{In}_{0.22}\text{Ga}_{0.78}\text{As}$ -channel MOSFETs with ultrathin InAlP native oxide gate dielectric have been fabricated. The devices exhibit a threshold voltage of 1.05 V and a cutoff frequency of 34 GHz with a 0.5  $\mu\text{m}$  gate length, and clearly show the promise of InAlP-oxide gate pseudomorphic MOSFETs for single-supply compound semiconductor RF applications. The use of InAlP oxide, formed from wet thermal oxidation of epitaxially-grown InAlP, as the gate dielectric provides substantial process flexibility for realizing compound semiconductor-based MOSFETs. Further investigation of device scaling provides a path for realizing additional performance improvements.

## ACKNOWLEDGEMENT

The authors wish to acknowledge the support of RF Micro Devices, Inc. for epitaxial wafer growth.

## REFERENCES

- [1] C. I. H. Ashby, J. P. Sullivan, P. P. Newcomer, N. A. Missert, H. Q. Hou, B. E. Hammons, M. J. Hafich, and A. G. Baca, "Wet oxidation of  $\text{Al}_x\text{Ga}_{1-x}\text{As}$ : Temporal evolution of composition and microstructure and the implications for metal insulator-semiconductor applications," *Appl. Phys. Lett.*, vol. 70, pp. 2443-2445, 1997.
- [2] P. Parikh, "Oxide based electronics on gallium arsenide," Ph. D. dissertation, University of California at Santa Barbara, 1998.
- [3] Y. Xuan, T. Shen, M. Xu, Y.Q. Wu and P.D. Ye, "High performance surface channel In-rich  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  MOSFETs with ALD high-k as gate dielectric", *Proc. International Electron Devices Meeting (IEDM)*: Page 371-374, Dec. 15-17, 2008.
- [4] Yanning Sun, Edward W. Kiewra, Joel P. de Souza, James J. Bucchignano, Keith E. Fogel, Devendra K. Sadana, and Ghavam G. Shahidi, "High-Performance  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ -Channel MOSFETs With High- $\kappa$  Gate Dielectrics and  $\alpha$ -Si Passivation", *IEEE Electron Device Letters*, vol. 30, No.1, Jan., 2009.
- [5] M. Passlack, P.Zurcher, K. Rajagopalan, R. Droopad, J. Abrokwhah, M.Tutt, Y.-B. Park, E. Johnson, O. Hartin, A. Zlotnicka, P. Fejes, R.J.W. Hill, D.A.J. Moran, X. Li, H. Zhou, D. Macintyre, S. Thoms, A.Asenov, K.Kalna, I.G. Thayne, "High mobility III-V MOSFETs for RF and Digital Applications", *Proc. International Electron*

- Devices Meeting (IEDM), 2007.
- [6] J. Zhang, T. H. Kosel, D. C. Hall, and P. Fay, "Fabrication and performance of 0.25  $\mu\text{m}$  gate length depletion-mode GaAs-channel MOSFETs with self-aligned InAlP native oxide gate dielectric," IEEE Electron Device Letters, Jan., 2008.
- [7] J. Zhang, Y. Cao, T. H. Kosel, R. Cook and D. C. Hall, "A TEM study of wet oxidation of InAlP on GaAs," Microscopy and Microanalysis (2006), vol. 12, pp. 1082-1083, 2006.
- [8] X. Li, Y. Cao, D. C. Hall, P. Fay, X. Zhang, and R. D. Dupuis, "Electrical characteristics of native-oxide InAlP/GaAs metal-oxide-semiconductor heterostructures using impedance spectroscopy," J. Appl. Phys., vol. 95, pp. 4209-4212, 2004.
- [9] P. J. Barrios, D. C. Hall, G. L. Snider, T. H. Kosel, U. Chowdhury, and R. D. Dupuis, "Electrical properties of InAlP native oxides for GaAs-based MOS applications," in *Proc. SOTAPOCS XXXIV, Electrochem. Soc.*, 2001, vol. 2001 – 2, pp. 258 – 264.
- [10] X. Li, Y. Cao, D. C. Hall, P. Fay, B. Han, A. Wibowo, and N. Pan, "GaAs MOSFET using InAlP native oxide as gate dielectric," IEEE Electron Device Letters, vol. 25, pp. 772-774, 2004.
- [11] Y. Cao, X. Li, P. Fay, J. Zhang, T. H. Kosel and D. C. Hall, "Microwave performance of GaAs MOSFET with wet-thermally-oxidized InAlP gate dielectric," IEEE Electron Device Letters, vol. 27, pp. 317-319, 2006.
- [12] J. Zhang, T. H. Kosel, D. C. Hall, and P. Fay, "Performance of sub-micron gate length InAlP native oxide GaAs-channel MOSFETs", 65th Device Research Conference, paper V.B-6, pp. 211-212, 2007.

#### ACRONYMS

MOSFET: Metal-Oxide-Semiconductor Field-Effect Transistor

MESFET: Metal Semiconductor Field-Effect Transistor

HEMT: High-Electron Mobility Transistor

HFET: Heterostructure Field-Effect Transistor